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Abstract
A new lo gic-in-memory archite ctur e,in which stor-
age elements are distributed over a current-mode lo gic-
circuit plane by the use of oating-gate MOS tran-
sistors, is proposed to realize a compact arithmetic
VLSI system. Sinc enot only a storage function but
also a voltage-mode linear summation and a voltage-
to-current conversion are merged into a single oating-
gate MOS transistor, the logic-in-memory VLSI be-
comes very compact with a high-p erformance cap abil-
ity. As an example, it is demonstrated that the eective
chip area of the prop osed four-valued current-mode full
adder is reduc ed to 5% under the same switching speed
in comparison with the correspondingbinary CMOS
implementation.
1. Introduction
Communication bottleneck betw een memory and
logic modules is one of the most serious problems in
recen t deepsubmicron VLSI systems, for an example
in the multimedia VLSI systems on a single chip [1].
A logic-in-memory structure, in which storage func-
tions are distributed over a logic-circuit plane, is a key
technology to solv e the abo veproblem [2]. When a
small amount of storage is included in each cell of a
logic-in-memory VLSI array, its VLSI array may be re-
garded either as a logically enhanced memory array, or
as a logic array whose elementary gates and connec-
tions can be programmed to realize a desired logical
behavior. How ever, the VLSI arra y is more complex
to build and has low er storage density than a normal
memory because of the overhead involv ed in the stor-
age and logic elements.
F rom this point of view, a multiple-valued logic-
in-memory VLSI architecture based on oating-gate
MOS pass-transistor logic has been presented [3]-[5].
A oating-gate MOS transistor is generally used as a
memory cell device of ash EEPROMs [6]. If a oating-
gate MOS transistor can be utilized not only as a mem-
ory device but also as a logic gate, the circuit has
a potential adv antage of high-performance operations
with less communication bottleneck betw een storage
and logic elements.
On the other hand, multiple-valued current-mode
(MVCM) in tegrated circuits have a potential adv an-
tage of the transistor counts as w ell as the wiring
complexity in arithmetic VLSI chips because the fre-
quently used linear summation can be performed sim-
ply by wiring[7]-[9]. However, a voltage input logic-
in-memory design with oating-gate MOS transistors
is essential to interchange voltage-mode logic circuits
with current-mode ones. Therefore, it is necessary to
realize a voltage-to-current converter.
This paper presents a new logic-in-memory VLSI
based on current-mode logic which is suitable for arith-
metic VLSIs. Three operations such as a storage func-
tion, a linear summation and a voltage-to-current con-
version are merged into a single oating-gate MOS
transistor. The linear conversion between a voltage
and a current can be realized by a single MOS tran-
sistor because of the linearity between the gate voltage
and the drain-to-source current. That linearity is due
to thev elocity saturation of channel carriers which is
one of the short channel eects in the recent submicron
devices[10]. In addition, the drain-to-source current of
a oating-gate MOS transistor corresponds to the lin-
ear summation betw eenthe control-gate voltage and
the stored voltage due to the charge on the oating
gate.
As a typical example of the proposed MVCM logic-
in-memory VLSI, a four-valued current-mode full adder
0-7695-0692-5/00 $10.00  2000 IEEE 
Authorized licensed use limited to: TOHOKU UNIVERSITY. Downloaded on February 11, 2010 at 21:16 from IEEE Xplore.  Restrictions apply. 
(a) (b)
Control gate
Floating gate
n np+ +
SiO2
Vc
D S
G
Vgs
Vgs+Vc
D S
(c)
G
Figure 1. Floating-gate MOS transistor:
(a)Cross-sectional view, (b)Symbol,
(c)Equivalent circuit.
with a storage capability is also presented. It is demon-
strated with a 0.5-m CMOS technology that the ef-
fective chip area of the proposed full adder is reduced
to 5% in comparison with that of the corresponding bi-
nary CMOS implementation under the same switching
speed.
2. Basic components of an MVCM logic-
in-memory VLSI
In this section, we discuss about basic components
of an MVCM logic-in-memory VLSI.
2.1. Characteristics of a floating-gate MOS transis-
tor
Figures 1(a) and (b) show a cross-sectional view and
its symbol of a oating-gate MOS transistor which con-
sists of a transistor with tw o gates, one of which is iso-
lated from the circuit. If this oating gate acquires
charge to represent a stored value, the charge remains
there for a long period of time because the gate is in-
sulated from its surroundings by silicon dioxide. Since
the insulator exists betw een a control gate and a oat-
ing gate, eac h gate can be regarded as an electrode
of a capacitor. Therefore, the equivalen tcircuit can
be expressed by the combination of a MOS transistor
and a capacitor as shown in Figure 1(c). If the oat-
ing gate acquires charge, a certain potential dierence
V
c
appears on the capacitor. Hence, the eective gate
voltage of the oating-gate MOS transistor corresponds
to the linear summation of the input value V
gs
and the
stored value V
c
. Thus, the use of a oating-gate MOS
transistor makes it possible to shift the threshold volt-
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Figure 2. Characteristic of a floating-gate
MOS transistor.
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Figure 2 shows the I
ds
 V
gs
characteristic of a oating-
gate MOS transistor under a 0.5-mCMOS parameter.
With such submicron devices, short channel eects can
not be neglected. One of the short channel eects is
the velocit ysaturation of channel carriers. In a 0.5-
m channel, V
ds
=3.3V results in an average eld of
66kVcm
 1
while electron velocit y already saturates at
around 20kVcm
 1
. Most of the channel electrons drift
with the constant saturation velocity. This results in a
low er current than the expected current and it becomes
proportional to V
gs
 V
th
instead of to (V
gs
 V
th
)
2
[10].
Therefore, the eective input voltage can be shifted
by the oating-gate and this eective input voltage is
proportionally converted into the drain-to-source cur-
rent as shown in Figure 2. The drain-to-source current
I
ds
is determined by an input voltage V
gs
and a stored
voltage V
c
, and is expressed as
I
ds
/ (V
gs
+ V
c
): (2)
where V
gs
and V
c
correspond to an input value x and
a stored value y, respectively, and I
ds
corresponds to
the output value.
Hence, a voltage-to-current conversion, a storage
function and a linear summation betw een an input
value and a stored value can be realized by a single
oating-gate MOS transistor.
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Figure 3. Basic building blocks.
2.2. Basic components
Figure 3 shows the basic building blocks of the pro-
posed MVCM logic-in-memory circuit. By the combi-
nation of the proposed components, w ecan design a
high-performance MVCM logic-in-memory VLSI.
1. Linear summation: The most attractive feature of
MVCM logic circuits is the linear summation can
be performed by wiring without active devices, so
that the resulting arithmetic circuits become quite
simple.
2. PMOS current mirror: A PMOS current mirror
produces several replicas of an input current. The
current mirror also has the function of inverting
the direction.
3. Threshold detector: The function of a threshold
detector is to detect an input current level and to
regenerate the multiple-valued current.
4. Current source: A current source can be designed
by an enhancement-mode NMOS (or PMOS) tran-
sistor with the reference voltage V
rn
(or V
rp
). The
current lev el is adjusted by the transistor size.
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Figure 4. Characteristic of a current-to-
voltage converter.
5. V-I converter: A voltage-mode input is converted
into a current-mode output by the V-I converter.
A voltage-mode linear summation betw een an in-
put value x and a stored value y is also performed
and the above result is proportionally converted
into a current-mode output by a single oating-
gate MOS transistor as shown in Figure 2. The
slope of the output current versus the input volt-
age can be adjusted by the ratio of the channel
width to the length of a transistor.
6. I-V converter: A current-mode output is converted
into a voltage-mode output by the I-V converter.
The output voltage is proportional to the input
current because of the linearit y of the V
gs
  I
d
characteristic as shown as Figure 4. The slope
of the output voltage versus the input current is
adjusted by the ratio of the channel width to the
length of a transistor as same as the V-I converter.
3. Design of an MVCM logic-in-memory
VLSI
The design concept and the design example of an
MVCM logic-in-memory VLSI are presented in this sec-
tion.
3.1. General structure
Figure 5 sho ws a general structure of the MVCM
logic-in-memory VLSI which has a voltage-mode in-
put and voltage-mode outputs. The linear summa-
tion betw een a multiple-valued voltage-mode input
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and a multiple-valued stored value is converted into a
multiple-valued current by a oating-gate MOS tran-
sistor. The produced current is used as an input value
of the MVCM logic circuit.
The output of the MVCM logic circuit can be con-
verted into a binary voltage-mode output and/or a
multiple-valued voltage-mode output by a threshold
detector and/or an I-V converter circuit, respectively.
3.2. Design example of a four-valued full adder
Figure 6 shows a circuit diagram of a four-valued full
adder based on an MVCM logic-in-memory structure
which has a storage capability in the logic-circuit plane.
It has tw o kinds of four-valued inputs, A (an external
input) and B (a stored constant input), a binary input
C
in
, a binary output C
out
and a four-v aluedoutput
S. The addition of two numbers, A(2 f0; 1; 2; 3g) and
Table 1. Relationship between logic values
and input voltages
Logic value (A)
Control gate voltage [V]
0 1 2 3
0 0.5 1.0 1.5
Table 2. Relationship between logic values
and current levels
1 2 3Logic value (Z,S)
Current level [   A]
0 4 5 6 7
µ 10 45 80 115 150 185 220 255
B(2 f0; 1; 2; 3g) is performed as follows:
Z = A+B + C
in
;
C
out
=

0 if Z  3:5,
1 otherwise,
S =

Z if Z  3:5 (C
out
= 0);
Z   4 otherwise (C
out
= 1);
(3)
where S 2 f0; 1; 2; 3g and C
in
; Cout 2 f0; 1g.
In this circuit, the addition of (A+B) is performed
by a single oating-gate MOS transistor, and the sub-
sequent addition with C
in
is done by just wiring. The
carry output C
out
is a voltage-mode output which is
produced by a threshold detector. The sum S is pro-
duced by a constant current source and a threshold
detector which is shared with that of the carry out-
put. The nal output of the sum is con vertedin to
a voltage-mode output by an I-V con verter. The re-
lationship betw eenlogic values and input voltages is
sho wnin Table 1, and the relationship betw eenlogic
values and current levels is shown in Table 2.
The peripheral circuit to distribute a four-valued in-
put voltage in the logic-circuit plane and the program
circuit for the oating-gate MOS transistors can be de-
signed by using the almost same one in a multi-lev el
ash memory[11].
3.3. Evaluation
Figure 7 shows a simulated transient characteristic
of the four-valued full adder with 0.5-m CMOS pa-
rameters. The input variable A is set to \0","1","2"
and \3" at time intervals of 5[ns]. The other variables
B and C
in
are set to \2" and \0", respectively. The
maximum delay of the carry output is evaluated to be
about 0.8[ns]. Table 3.3 summarizes the comparison
of full adders interms of the switc hing delay and the
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Figure 7. Transient characteristic of the four-
valued full adder.
Table 3. Comparison of full adders
2bit binary
CMOS
Proposed
Delay Area
0.8ns
0.8ns
620 mµ 2
12000 mµ 2[1]
[2]
[1] 2bit binary CMOS full-adder with 6Tr-SRAM cells
[2] Delay of the carry output
(HSPICE simulation based on a 0.5um CMOS technology)
eective chip area. In the proposed circuit, a voltage-
mode linear summation (A+B) is performed, and it is
converted into a current by a single oating-gate MOS
transistor. F urthermore, a current-mode linear sum-
mation between the abo veresult and C
in
is realized
by just wiring in the MVCM logic circuit. As a result,
the eective chip area of the proposed MVCM logic-
in-memory adder is reduced to 5% in comparison with
that of the binary CMOS one.
4. Conclusion
A new VLSI architecture, in which storage functions
are merged into an MVCM logic circuit, has been pre-
sented to realize an MVCM logic-in-memory VLSI with
less area penalty. In the proposed design concept, a
storage function and a linear summation are merged
into a voltage-to-current con version by using a single
oating-gate MOS transistor, which makes it possi-
ble to integrate oating-gate MOS transistors into an
MVCM logic circuit. Its performance is much superior
to that of the corresponding binary CMOS implemen-
tation in terms of the chip area under the same switch-
ing speed. The proposed MVCM logic-in-memory ar-
chitecture is suitable for image processing such as lin-
ear ltering or template matching. The write speed
for charge injection onto a oating gate is quite low
compared with that of SRAM or DRAM. However, in
these image processing, it is not so serious because the
lter masks or templates are xed before processing
and they are rarely changed.
As a future prospect of the multiple-valued logic-in-
memory VLSI, it is important to establish a system-
atic design method including logic design. Moreover,
it is in teresting to design a multiple-valued hybrid-
mode logic circuit which consists of current-mode and
voltage-mode logic circuits using functional devices
suc h as a oating-gate MOS transistor.
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